

FIG. 1




FIG. 2




FIG. 4




FIG. 8




FIG. 3A

REFERENCE  
CLOCK CLK0



FIG. 3B

OUTPUT SIGNAL  
CLKi



FIG. 5A

REFERENCE  
CLOCK  
CLK0



FIG. 5B

CLOCK  
CLKj




FIG. 5C

OUTPUT  
CLOCK  
CLKn



1/4 CYCLE



Title: DELAY ADJUSTMENT CIRCUIT  
AND A CLOCK GENERATING CIRCUIT  
USING THE SAME

Inventor(s): Atsushi YOSHIKAWA, et al  
Atty. Docket No. 088941/0184  
Sheet 5 of 9





FIG. 10



Title: DELAY ADJUSTMENT CIRCUIT  
AND A CLOCK GENERATING CIRCUIT  
USING THE SAME

Inventor(s): Atsushi YOSHIKAWA, et al  
Atty. Docket No. 088941/0184  
Sheet 7 of 9

FIG. 11






FIG. 13







Title: DELAY ADJUSTMENT CIRCUIT  
AND A CLOCK GENERATING CIRCUIT  
USING THE SAME

Inventor(s): Atsushi YOSHIKAWA, et al

Atty. Docket No. 088941/0184

Sheet 9 of 9

FIG. 14

